Out-of-Sequence Prevention for Multicast Input-Queuing Space-Memory-Memory Clos-Network by Yu, Hao et al.
  
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
  
General rights 
Copyright and moral rights for the publications made accessible in the public portal are retained by the authors and/or other copyright owners 
and it is a condition of accessing publications that users recognise and abide by the legal requirements associated with these rights. 
 
• Users may download and print one copy of any publication from the public portal for the purpose of private study or research. 
• You may not further distribute the material or use it for any profit-making activity or commercial gain 
• You may freely distribute the URL identifying the publication in the public portal  
 
If you believe that this document breaches copyright please contact us providing details, and we will remove access to the work immediately 
and investigate your claim. 
   
 
Downloaded from orbit.dtu.dk on: Dec 18, 2017
Out-of-Sequence Prevention for Multicast Input-Queuing Space-Memory-Memory Clos-
Network
Yu, Hao; Ruepp, Sarah Renée; Berger, Michael Stübert
Published in:
I E E E Communications Letters
Link to article, DOI:
10.1109/LCOMM.2011.051011.102535
Publication date:
2011
Link back to DTU Orbit
Citation (APA):
Yu, H., Ruepp, S., & Berger, M. S. (2011). Out-of-Sequence Prevention for Multicast Input-Queuing Space-
Memory-Memory Clos-Network. I E E E Communications Letters, 15(7), 761-763. DOI:
10.1109/LCOMM.2011.051011.102535
  
Abstract—This paper proposes two cell dispatching algorithms 
for the input-queuing space-memory-memory (IQ-SMM) Clos-
network to reduce out-of-sequence (OOS) for multicast traffic. 
The frequent connection pattern change of DSRR results in a 
severe OOS problem. Based on the principle of DSRR, MF-
DSRR is able to reduce OOS but still suffers from it under high 
traffic load. MFRR maintains the connection pattern separately 
for each input and can eliminate the in-packet OOS and thus 
significantly reduces the reassembly buffer size and delay. 
 
 
Index Terms—Clos-network, out-of-sequence, multicast 
scheduling, multistage, cell dispatching. 
I. INTRODUCTION 
ULTICAST switching in crossbar fabrics have been 
studied by various publications [1]-[4]. However the 
scalability is limited by the growth of number of cross points. 
The Clos-network, in contrast, is able to reduce the number of 
cross points by using multiple switching stages and thus is 
more scalable and cost-effective. The ATLANTA [5] switch 
constitutes a commercially successful example using Clos-
network to provide high-speed switching. Various scheduling 
algorithms for unicast have been developed for different Clos-
network architectures in terms of buffer allocation, such as 
Distro [6] for space-space-space (𝑆3), CRRD/CMSD [7] and 
MWMD [8] for memory-space-memory (MSM), and DSRR 
[9] for space-memory-memory (SMM). 
Due to the cell contention problems of 𝑆3 and MSM, and 
the implementation cost of the fully buffered memory-
memory-memory (MMM) architecture, the SMM architecture 
with desynchronized static round-robin (DSRR) is proposed 
and evaluated in [9] for unicast. The study demonstrates that 
SMM achieves 100% throughput for DSRR under admissible 
unicast traffic. The SMM in [9] uses output-queuing (OQ) for 
both buffered stages, where speed-up is required, which 
hinders the scalability. To the best of our knowledge, SMM 
architecture has not been evaluated under multicast traffic. 
This paper proposes an input-queuing SMM (IQ-SMM) 
architecture for multicast, where no speed-up is required. 
 
Manuscript received December 22, 2010. This work was supported in part 
by the Danish Advanced Technology Foundation in the project The Road to 
100 Gigabit Ethernet. 
Hao Yu, Sarah Ruepp, and Michael S. Berger are with the Technical 
University of Denmark, Kgs. Lyngby, 2800, Denmark. (emails: {haoyu, srru, 
msbe}@fotonik.dtu.dk) 
When considering multicast, DSRR can result in a serious out-
of-sequence (OOS) problem, causing different delays within a 
multicast group. The OOS problem can be categorized into 
two types: inter-packet and in-packet. Inter-packet OOS 
means cells of different packets are disordered, and in-packet 
OOS implies cells of the same packet are disordered. The 
motive behind this subdivision is to further analyze cell 
dispatching (CD) schemes and to differentiate their 
performances. This paper proposes two CD schemes, i.e. 
Multicast flow-based DSRR (MF-DSRR) and Multicast flow-
based round-robin (MFRR) to reduce the OOS problem. 
II. MODEL OF THE SPACE-MEMORY-MEMORY CLOS-
NETWORK 
The Clos-network switch consists of three stages of 
switching elements (SE) and is denoted as 𝐶(𝑛,𝑚, 𝑟). The 
switch model has 𝑟 input/output modules (IM/OM) of size 
𝑛 × 𝑚, and 𝑚 central modules (CM) of size 𝑟 × 𝑟 as shown in 
Fig. 1. Each IM/OM has 𝑛 connections to line cards and 𝑚 
interstage connections to CMs. There exists only one 
interstage connection between an IM/OM and a CM. The 
number of input/output ports of the switch is 𝑁 = 𝑛𝑟. 
We assume that a first-in-first-out (FIFO) queue, where 
multicast packets are temporally stored, is installed before 
each input of IMs. Variable-length packets are assumed to be 
segmented into fixed-size cells before entering IMs, and to be 
reassembled after traversing three stages. We also assume that 
each packet carries a fan-out vector 𝒃 = 〈𝑏𝑗〉, 𝑏𝑗 ∈ {0,1}, 0 ≤
𝑗 ≤ 𝑁 − 1, where 𝑏𝑗 = 1 indicates the packet is bound for the 
𝑗𝑡ℎ output, else 𝑏𝑗 = 0. Cells generated from the same packet 
have the same fan-out vectors. The FIFO queue is assumed to 
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Fig. 1.  Space-memory-memory Clos network with input-buffer at central 
and output switching elements 
 be able to examine the fan-out vector of each packet and 
inform the switch fabric of any fan-out change. IMs forward 
incoming cells to CMs according to cell dispatching 
algorithms. Since the IQ-SMM architecture is used, CMs and 
OMs are input-buffered crossbar switches, therefore no speed-
up is required. Each CM/OM has 𝑟 FIFO input FIFO queues, 
each of which is connected to one interstage link. The 
following notations are used throughout this paper: 
𝐼𝑀𝑖    𝑖𝑡ℎ input module, where 1 ≤ 𝑖 ≤ 𝑟 
𝐶𝑀𝑘    𝑘𝑡ℎ central module, where 1 ≤ 𝑘 ≤ 𝑚 
𝑂𝑀𝑗    𝑗𝑡ℎ output module, where 1 ≤ 𝑗 ≤ 𝑟 
𝐼𝑖,𝑝    𝑝𝑡ℎ input of 𝐼𝑀𝑖, where 1 ≤ 𝑝 ≤ 𝑛 
𝑂𝑗,𝑞    𝑞𝑡ℎ output of 𝑂𝑀𝑗, where 1 ≤ 𝑞 ≤ 𝑛 
𝑄𝐶𝑖,𝑘    𝑖𝑡ℎ input queue of 𝐶𝑀𝑘 connected to 𝐼𝑀𝑖 
𝑄𝑂𝑘,𝑗    𝑘𝑡ℎ input queue of 𝑂𝑀𝑗 connected to 𝐶𝑀𝑘 
𝐼𝐿𝑖,𝑘    the interstage link connecting 𝐼𝑀𝑖 and 𝐶𝑀𝑘 
𝐶𝐿𝑘,𝑗    the interstage link connecting 𝐶𝑀𝑘 and 𝑂𝑀𝑗 
We assume that multicast capability is implemented in CMs 
and OMs. A bit-cluster 𝒄𝑑 is defined as a set of 𝑛 bits in a fan-
out vector: 𝒃 = 〈𝒄𝑑〉, 0 ≤ 𝑑 ≤ 𝑟 − 1, and 𝒄𝑑 = 〈𝑏𝑗〉,𝑛𝑑 ≤ 𝑗 ≤
𝑛𝑑 + 𝑛 − 1.We define |𝒄𝑑| = min �1,∑𝑏𝑗�. 𝐶𝑀𝑘 examines 𝑟 
bit-clusters of the fan-out vector of a cell, and if a bit-cluster is 
not zero, i.e. 𝒄𝑑 ≠ 𝒐, the 𝐶𝑀𝑘 sends a copy of the cell to 𝑂𝑀𝑑. 
III. CELL DISPATCHING ALGORITHMS 
Discussed in [9], DSRR runs independently in each IM and 
connects each input to all outputs in a round-robin fashion. 
The connection pattern is changed after each cell time as 
shown in Fig. 2, resulting in a well balanced distribution of 
cells to the CMs. However, using the IQ-SMM architecture 
shown in Fig. 1, this causes a serious OOS problem. 
Independently treating the incoming cells is not optimal, since 
same-packet cells should be kept in a sequential order. 
A. Multicast flow-based DSRR (MF-DSRR) 
Instead of changing the connection pattern after each cell 
time as DSRR, MF-DSRR modifies the IM connection pattern 
each time when a change of received fan-out vector is 
detected. Take a 4×6 IM for example, the connection pattern 
of 𝐼𝑀𝑖  can initially be (𝐼𝑖 ,1 → 𝐼𝐿𝑖,1, 𝐼𝑖,2 → 𝐼𝐿𝑖 ,2, 𝐼𝑖,3 → 𝐼𝐿𝑖,3, 
𝐼𝑖,4 → 𝐼𝐿𝑖 ,4), as shown in Fig. 3. Each input is serving a 
multicast flow (cells of the same fan-out vectors). When a 
change of fan-out vector from 𝑓1 to 𝑓1′ is detected on 𝐼𝑖,1, each 
input maps the connection to the next output in a round-robin 
manner as (𝐼𝑖,1 → 𝐼𝐿𝑖,2, 𝐼𝑖,2 → 𝐼𝐿𝑖,3, 𝐼𝑖,3 → 𝐼𝐿𝑖 ,4, 𝐼𝑖,4 → 𝐼𝐿𝑖,5). 
Further changes in the received fan-out vectors will configure 
the connection pattern to (𝐼𝑖,1 → 𝐼𝐿𝑖,3, 𝐼𝑖,2 → 𝐼𝐿𝑖,4, 𝐼𝑖,3 → 𝐼𝐿𝑖 ,5, 
𝐼𝑖,4 → 𝐼𝐿𝑖 ,6) and so on. 
B. Multicast flow-based round-robin (MFRR) 
MFRR is independently run in each IM. Each input 
monitors the change of received fan-out vectors. The 
AvailableList is used to record the idle outputs as its elements 
and the number of elements is thus (𝑚 − 𝑛). Elements can 
only be popped from the top and inserted to the bottom. When 
a change of fan-out vector is detected by 𝐼𝑖 ,𝑝, one output is 
popped from the AvailableList and the connection of 𝐼𝑖,𝑝 is 
changed to that output. Meanwhile, the output that is released 
by 𝐼𝑖,𝑝 is inserted to the bottom of the list. If changes of fan-
out vectors are detected at the same time, ties are broken 
randomly. Considering the 4×6 switch, the connection pattern 
of 𝐼𝑀𝑖  can initially be (𝐼𝑖 ,1 → 𝐼𝐿𝑖,1, 𝐼𝑖,2 → 𝐼𝐿𝑖 ,2, 𝐼𝑖,3 → 𝐼𝐿𝑖,3, 
𝐼𝑖,4 → 𝐼𝐿𝑖 ,4) with {5,6} in the AvailableList, as shown in Fig. 4. 
When an incoming cell with a different fan-out vector is 
detected by 𝐼𝑖,1, it connects to 𝐼𝐿𝑖,5 and inserts 𝐼𝐿𝑖,1 to the list, 
which becomes {6,1}. The connection pattern becomes 
(𝐼𝑖,1 → 𝐼𝐿𝑖 ,5, 𝐼𝑖,2 → 𝐼𝐿𝑖,2, 𝐼𝑖,3 → 𝐼𝐿𝑖 ,3, 𝐼𝑖,4 → 𝐼𝐿𝑖,4). Upon 
detecting another change, 𝐼𝑖,4 connects to 𝐼𝐿𝑖,6 and inserts 𝐼𝐿𝑖,4 
to the list. The connection pattern thus becomes (𝐼𝑖,1 → 𝐼𝐿𝑖 ,5, 
𝐼𝑖,2 → 𝐼𝐿𝑖 ,2, 𝐼𝑖,3 → 𝐼𝐿𝑖,3, 𝐼𝑖,4 → 𝐼𝐿𝑖,6). 
IV. ANALYSIS AND SIMULATION RESULTS 
A. Out-of-Sequence Probability Analysis 
Assume the traffic to each 𝐼𝑖,𝑝 is an i.i.d. Poisson arrival 
process with arrival rate of 𝜆. Variable-length packets are 
segmented into 𝐿 fixed-size cells before entering IMs, where 𝐿 
is a random variable uniformly distributed with 𝐸(𝐿) = 𝐿�. 
Each packet is bound for a destination with a probability of 𝑝, 
i.e. 𝑃�𝑏𝑗 = 1� = 𝑝. Since a packet is bound for at least one 
destination, the fan-out 𝐹 ≜ ∑𝑏𝑗 ,∀𝑗 has 𝑃(𝐹 = 𝑓) =
�𝑁𝑓�𝑝
𝑓(1−𝑝)𝑁−𝑓
1−(1−𝑝)𝑁  and 𝐸(𝐹) = 𝑁𝑝1−(1−𝑝)𝑁. Since CMs observe the 
fan-out vectors in bit-clusters, the fan-out seen by CMs 
becomes 𝑃(𝐹𝐶 = 𝑓) = �𝑟𝑓�[1−(1−𝑝)𝑛]𝑓[(1−𝑝)𝑛]𝑟−𝑓1−(1−𝑝)𝑁  and 𝐸(𝐹𝐶) =
𝑟[1−(1−𝑝)𝑛]
1−(1−𝑝)𝑁 , where 𝐹𝑐 ≜ ∑|𝒄𝑑|,∀𝑑. All traffic is admissible, 
which means no input or output port is oversubscribed. The 
total traffic load of all outputs is 𝑁𝜆𝐸(𝐹), and the offered load 
seen on each output is 𝜆𝐸(𝐹). For 𝐼𝑖,𝑝 under the MF-DSRR 
scheme, the probability of a connection pattern change is: 
𝑃(𝑗, 𝐿�) = �𝐿�𝑗� �?̇?�𝑗�1 − ?̇?�𝐿�−𝑗 (1) 
where ?̇? = (𝑛 − 1)𝜆, 𝑗 = 0,1,2 … is the number of connection 
pattern changes, and 𝐿� is the mean cell time for 𝐼𝑖,𝑝 to 
complete the transmission of a packet. Since the connection 
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Fig. 2.  Desynchronized static round robin connection pattern (DSRR) 
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Fig. 4.  Multicast flow-based round robin cell dispatching (MFRR)  
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Fig. 3.  Multicast flow-based DSRR cell dispatching (MF-DSRR)  
 pattern resumes after 𝑚 changes, we thus have the probability 
that same-packet cells are distributed to different CMs: 1 −∑ 𝑃(𝜃, 𝐿�)𝜃 = 1 − �1 − ?̇?�𝐿� �1 + � 𝐿�𝑚� � ?̇?1−?̇?�𝑚 + ⋯� (2) 
where 𝜃 = 0,𝑚, 2𝑚, … For 𝐼𝑖,𝑝 under the MFRR scheme, the 
cells of the same packet are always sent to the same CM 
regardless of the changes of other inputs. Therefore the 
probability that same-packet cells are distributed to different 
CMs becomes 0. With the AvailableList, the time complexity 
for each input to find the idle output becomes 𝑂(1). 
B. Simulation Results 
Comparisons between Static, DSRR, MF-DSRR, and 
MFRR in a 𝐶(4,7,4) IQ-SMM switch are carried out in 
OPNET Modeler [10]. The scheduling algorithm proposed in 
[2] is used in the CMs and OMs. The Static scheme does not 
change the connection patterns in IMs and is thus used as a 
reference. Admissible traffic with 𝐸(𝐹) = 4 and 𝐿� = 12 is 
provided to each input. Fig. 4 compares the percentage of total 
OOS cells including both inter-packet and in-packet OOS in 
all the cells received. As for the in-packet OSS cells, DSRR 
performs the worst, causing many in-packet OSS cells due to 
its frequent connection pattern change. MFRR has no in-
packet OOS cells and outperforms the other two. MF-DSRR 
can reduce the in-packet OOS but cannot completely eliminate 
it due to the non-zero probability in (2) that cells of the same 
packet are distributed to different CMs. The three schemes 
have similar performance in inter-packet OOS but MFRR still 
outperforms the others. Fig. 5 compares the reassembly buffer 
size. MFRR can significantly reduce the buffer size and 
performs close to Static. Fig. 6 shows the cell delays. DSRR 
outperforms all the others because of its load balancing 
feature, evenly distributing cells to CMs. However, DSRR can 
cause serious reassembly delay which is about 75% of the 
mean packet transmission time under high load illustrated in 
Fig. 7. MFRR and MF-DSRR both reduce the reassembly 
delay and MFRR has the best performance. 
V. CONCLUSION 
This paper proposes an input-queuing space-memory-
memory (IQ-SMM) Clos-network architecture for multicast 
with two cell dispatching schemes, MF-DSRR and MFRR. 
MF-DSRR has a low implementation complexity. MFRR 
requires independent controllers on each input and achieves a 
low complexity by proper design. Simulation results show that 
MF-DSRR is able to reduce OOS, which is a seious problem 
from DSRR, but still suffers from it under high traffic load. 
MFRR can eliminate the in-packet OOS and thus significantly 
reduces the reassembly buffer size and delay. 
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Fig. 4.  Percentage of OOS cells in all received cells. (a) total OOS, (b) in-packet OOS, (c) inter-packet OOS 
 
Fig. 5.  Average size of reassembly buffer 
 
Fig. 6.  Average cell delay 
 
Fig. 7.  Average reassembly delay per packet 
